

# CMOS INVERTER



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## DIGITAL GATES Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
  - » Speed (delay)
  - » Power Consumption
  - » Energy

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# The Ideal Gate



$$R_i = \infty$$


$$R_o = 0$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# VTC of Real Inverter




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## The CMOS Inverter: A First Glance



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## CMOS Properties

- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation
- Direct path current during switching

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# Voltage Transfer Characteristic




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# PMOS Load Lines




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## CMOS Inverter Load Characteristics




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## CMOS Inverter VTC




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Simulated VTC




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Gate Switching Threshold




$$V_M = \frac{r(V_{DD} - |V_{Tp}|) + V_{Tn}}{1 + r} \quad \text{with} \quad r = \sqrt{\frac{k_p}{k_n}}$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Impact of process variations




Electronica LB A.A. 2002-2003

Inverter


Digital Integrated Circuits © Prentice Hall 1995

## $V_{IH}$ , $V_{IL}$ and gain



$$V_{IH} = V_M + \frac{V_M}{g}$$

$$V_{IL} = V_M - \frac{V_{DD} - V_M}{g}$$




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Gain as a function of $V_{DD}$




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## MOS Transistor Small Signal Model



	$g_m$	$r_o$	$g_{mb}$
<b>LIN</b>	$kV_{DS}$	$\frac{1}{k(V_{GS} - V_T - V_{DS})}$	$\frac{0.5g_m\gamma}{\sqrt{2\Phi_F + V_{SB}}}$
<b>SAT</b>	$k(V_{GS} - V_T)(1 + \lambda V_{DS})$	$\frac{1 + \lambda V_{DS}}{\lambda I_{DS}}$	

Electronica LB A.A. 2002-2003

Inverter


Digital Integrated Circuits © Prentice Hall 1995



## Determining $V_{IH}$ and $V_{IL}$

At  $V_{IH}$  ( $V_{IL}$ ):  $\frac{\partial V_{out}}{\partial V_{in}} = -1$

*small-signal model of inverter*




$$g = \frac{v_{out}}{v_{in}} = -(g_{mn} + g_{mp}) \times (r_{on} \parallel r_{op}) = -1$$

## Propagation Delay



## Computing CMOS inverter delay in the quadratic model




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Computing CMOS inverter delay in the linear model




Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# Computing CMOS inverter delay in the constant model



$$t_{pHL} = \frac{C_L V_{swing}/2}{I_{av}}$$


$$V_{out} \sim \frac{C_L}{k_n V_{DD}} t$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# NMOS/PMOS ratio




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Impact of Rise Time on Delay




$$t_{pHL} = \sqrt{t_{pHL(step)}^2 + (t_r/2)^2}$$

Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Delay as a function of $V_{DD}$



Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# Power Consumption



Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

## Where Does Power Go in CMOS?


- **Dynamic Power Consumption**
  - » Charging and Discharging Capacitors
- **Short Circuit Currents**
  - » Short Circuit Path between Supply Rails during Switching
- **Leakage**
  - » Leaking diodes and transistors

Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# Dynamic Power Dissipation



$$\text{Energy/transition} = C_L * V_{dd}^2$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * f$$



- Not a function of transistor sizes!
- Need to reduce  $C_L$ ,  $V_{dd}$ , and  $f$  to reduce power.

Electronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

# Short circuit current




Electronica LB A.A. 2002-2003

Inverter


Digital Integrated Circuits © Prentice Hall 1995

## Minimizing SC Power




Keep the input and output fall time the same

## Leakage (static) power



Sub-threshold current is one of the most Compelling issues in low-energy design

## Reverse-biased diode leakage



- $J_S = J_S A$
- $J_S = 1\text{-}5\text{pA}/\mu\text{m}^2$  in  $1.2\mu\text{m}$  CMOS
- $J_S$  doubles with every  $9^\circ\text{C}$  in  $T$

## Sub-threshold leakage

