

[54] **COMMON BUS COMMUNICATION SYSTEM IN WHICH THE WIDTH OF THE ADDRESS FIELD IS GREATER THAN THE NUMBER OF LINES ON THE BUS**

[75] Inventors: **David C. Baker**, Austin, Tex.; **David F. Bantz**, Chappaqua; **Carlo J. Evangelisti**, Jefferson Valley, both of N.Y.

[73] Assignee: **International Business Machines Corporation**, Armonk, N.Y.

[21] Appl. No.: **49,532**

[22] Filed: **Jun. 18, 1979**

[51] Int. Cl.³ **G06F 7/04**

[52] U.S. Cl. **364/200**

[58] Field of Search ... 364/200 MS File, 900 MS File

[56] **References Cited**

U.S. PATENT DOCUMENTS

| | | | |
|-----------|--------|----------------------|---------|
| 3,972,028 | 7/1976 | Weber et al. | 364/200 |
| 4,016,545 | 4/1977 | Lipovski | 364/900 |
| 4,045,782 | 8/1977 | Anderson et al. | 364/200 |
| 4,112,490 | 9/1978 | Pohlman et al. | 364/200 |

OTHER PUBLICATIONS

Brown et al., "Instructions for Byte Addressing Capability", IBM Tech. Dis. Bull., vol. 16, No. 3, Aug. 1973, pp. 812-815.

Primary Examiner—Gareth D. Shaw
Assistant Examiner—Thomas M. Heckler
Attorney, Agent, or Firm—Jack M. Arnold

[57] **ABSTRACT**

The technique for transmitting address information between a processor and a plurality of memory subsystems in a common bus communication system. The width of the address field is greater than the number of lines on the bus. For example, addresses are three bytes wide, and the bus is one byte wide, thereby reducing the number of pins required on the processor and the subsystems. For communication between the processor and a given memory subsystem, only those bytes of a selected address which differ from the corresponding bytes of a previous address are transmitted sequentially for accessing a selected memory location.

7 Claims, 11 Drawing Figures

