Bibliography

1

Introducing the xc6200 fpga architecture.
Xcell, (18):22-23, 1995.

2

XC6200 Field Programmable Gate Arrays data book, 1997.

3

P. M. Athanas and H. F. Silverman.
Processor reconfiguration through instruction-set metamorphosis.
IEEE Computer, 26(3):11-18, March 1993.

4

P. Bellows and B. Hutchings.
Jhdl -an hdl for reconfigurable systems.

5

Steve Casselman.
Run-time programming method for reconfigurablecomputer a tool for general purpose reconfigurable computing.

6

D. Davis, M. Barr, T. Bennett, S. Edwards, J. Harris, I. Miller, and C. Schanck.
A java decelopment and runtime environment for reconfigurable computing.

7

J. G. Eldredge and B. L. Hutchings.
Density enhancement of a neural network using FPGAs and run-time reconfiguration.
In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 180-188, Napa, CA, April 1994.

8

J. D. Hadley and B. L. Hutchings.
Design methodologies for partially reconfigured systems.
In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 78-84, Napa, CA, April 1995.

9

James D. Hadley.
The performance enhancement of a run-time reconfigurable FPGA system through parital reconfiguration.
Master's thesis, Brigham Young University, Provo, UT, November 1995.

10

B. L. Hutchings and M. J. Wirthlin.
Implementation approaches for reconfigurable logic applications.
In W. Moore and W. Luk, editors, Field-Programmable Logic and Applications, pages 419-428, Oxford, England, August 1995. Springer.

11

W. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHone, C. Ebeling, R. Hartenstein, O. Mencer, J. Morris, V. Prasanna, and H. Spaanenburg.
Seeking solutions in configurable computing.
IEEE Computer, pages 38-43, November 1997.

12

William Mangione-Smith and Brad Hutchings.
Configurable computing: The road ahead.
In Reiner Hartenstein and Viktor Prasanna, editors, Reconfigurable Architectures: High Performance by Configware, Microsystems Engineering Series, pages 81-96, Chicago, 1997. IT Press.
Proceedings of the Reconfigurable Architectures Workshop (RAW '97).

13

J. Villasenor, B. Schoner, K. Chia, and C. Zapata.
Configurable computing solutions for automatic target recognition.
In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 70-79, Napa, CA, April 1996.

14

John Villasenor and William H. Mangione-Smith.
Configurable computing.
Scientific American, pages 66-71, June 1997.

15

M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh.
PRISM-II compiler and architecture.
In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 9-16, Napa, California, April 1993.

16

M. J. Wirthlin.
Improving functional density through run-time circuit reconfiguration.
PhD thesis, Brigham Young University, November 1997.

17

M. J. Wirthlin and B. L. Hutchings.
A dynamic instruction set computer.
In P. Athanas and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 99-107, Napa, CA, April 1995.

18

M. J. Wirthlin and B. L. Hutchings.
Sequencing run-time reconfigured hardware with software.
In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 122-128, Monterey, CA, February 1996.