Next: Partial reconfiguration
Up: Configurable Computing
Previous: Run-time Reconfigurable ``RTR'' Logic
- Performance: Configurable computing can be highly optimized for
specific data set or specific applications [12].
- Cost Effectiveness: Configurable computing can be used to reduce
system costs through hardware reuse [12]. Any new features or can be easily updated to the system and due to the field programmability, any problems with the design can be corrected without any changes to the on board resources.
- System prototyping: Large systems (either ASICs or boards) can be built on a single or multiple FPGAs that makes system testing and debugging more easier than testing the real system and even cheaper.
- Custom I/O: FPGAs provides flexible set of programmable
I/O signals. That gives the designer the opportunity to reuse existing hardware
and to add new changes to it easily [12]. New FPGAs supports Different types of IOs levels and standards. On important use of this feature is matching different families.
- System density: Configurable computing ``specially Run-time configurable logic'' increases the system density and can deliver functionality of the device many times more than its size [13] by dynamically reconfiguring the system and increase resource utilization through loading and unloading different system modules.
- Fault-Tolerance: System reliability can be increased through redundancy by duplication or building some testing circuits. Dynamic reconfiguration technique can build destroy old circuits and build new ones after detecting any error.
Next: Partial reconfiguration
Up: Configurable Computing
Previous: Run-time Reconfigurable ``RTR'' Logic
Jamil Khatib
1998-10-16